

# (SYLLABUS)

1.

(Course Title)		(Instructor)			
(Year)	2022	(Semester)	2	(Course No.)	2150418101
(Class)	01	(Open to)	3 IT ( )	(Course Classification)	-IT
(Credit)	3.0 (1 )		03		100
					(LMS X)
(Office)	302	(Telephone)	02-828-7150	(e-mail)	sungju.ryu@ssu.ac.kr
	(PBL				
	(*) (ABEEK Classification)		(*) (ABEEK Requirement)		
(Course Description)	Engaged Learning: , HDL				

HDL	

가	( 100 )	
	100	40
	100	40
	100	5
	100	15

(Required Texts)		* / ( )
		* /CMOS VLSI Design/Neil H. E. Weste and David Mon/2011/4
	( )	* /Digital Design and Computer Architecture/David Harris and Sarah L./2012/2
		* /Verilog HDL: A Guide to Digital Design and Synthesis/Samir Palnitkar/2003/2

## (SYLLABUS)

2.

(Week)	(Keyword)	(Description)		(Texts)
01	1			
02	2		,	
03	Verilog HDL	Verilog HDL syntax.	, , , ,	Ch.2. 3 1
04	Vivado ( S/W)	Verilog HDL S/W	, , , ,	
05	Gate-level	AND, OR, NOT	, , , ,	Ch. 4, 2
06	RTL(Register Transfer Level)	RTL(Register Transistor Level) Gate level	, , , ,	Ch. 5, 3
07	Behavioral 1	Behavioral H/W	, , , ,	Ch. 6 4
08	Midterm Exam	Midterm Exam ( )		Midterm Exam
09	Behavioral 2	Behavioral ,	, , , ,	Ch. 6, 5
10	Behavioral	Behavioral	, , , ,	Ch. 7, 6
11	FSM	FSM	, , , ,	Ch. 10, 7
12	System task	Verilog HDL task system	, , , ,	Ch. 8, 8
13	Testbench	Testbench	, , , ,	Ch. 9, 9
14			, , , , , ,	
15	Final Exam	Final Exam ( )		Final Exam

## (SYLLABUS)

[ ]

65 2  
,  
가

,가

가

[ ]

:  
:  
:  
:  
/  
:  
/

[ 가 ]

/ / :  
/  
:  
가

(02-820-0060)

(SYLLABUS)

3. ( )

( )			
	가/		
	/		
	/		
	/		
	Open-ended problem		
	Teamwork		
	Communication skills		